

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 8




FIG. 7A




FIG. 7B




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 17




FIG. 16




FIG. 18




FIG. 19





FIG. 20



The circuit diagram shows a multi-bit digital-to-analog converter (200) with a feedback loop (230) and a control logic block (240). The converter (200) includes a summing junction (20) and a feedback loop (230) containing a resistor (R5) and a network of transistors (Q71, Q21, Q22, Q2n, Q31, Q32, Q3n). The control logic block (240) includes inverters (INV4, INV5), a capacitor (Cc), and diodes (D11, D12). The circuit is powered by Vcc and GND. The output of the converter is labeled 15, and the input is labeled 30. The feedback loop output is labeled 35.

FIG. 25




FIG. 27




FIG. 28





FIG. 29



[illegible]